Our Engineers' Patent Portfolio - Microelectronics Circuit Design
Testing control methods for use in current management systems for digital logic devices
Patent Number 7,428,465
Systems and methods for Current Management of Digital Logic Devices are provided. In one embodiment a method for calibrating a digital logic circuit current management system is provided. The method comprises activating one or more synchronous logic paths of a plurality of synchronous logic paths within the digital logic integrated circuit; sampling a voltage powering the digital logic integrated circuit while activating the one or more synchronous logic paths; storing one or more data samples representative of the sampled voltage; and calculating a bypass current setpoint based on the one or more data samples, wherein the bypass current setpoint specifies one or more bypass current characteristic to prevent the voltage powering the digital logic integrated circuit from dropping below a reference voltage.
Systems and methods for current management for digital logic devices
Patent Number 7,427,873
Systems and methods for Current Management of Digital Logic Devices is provided. In one embodiment, a method of current management for a digital logic circuit is provided. The method comprises drawing power to drive a digital logic integrated circuit; performing one or more switching operations with the digital logic integrated circuit; learning at least one bypass current setpoint based on a voltage powering the digital logic integrated circuit while performing the one or more switching operations.
Systems and methods for current management for digital devices
Patent Number 7,548,088
Systems and methods for current management for digital logic devices are provided. In one embodiment, a method of current management for a digital logic circuit comprises drawing power to drive a digital logic integrated circuit; determining a priori information about an impending current need of the digital logic integrated circuit; and controlling a bypass current in parallel with the digital logic integrated circuit based on the a priori information, wherein the bypass current is controlled to reduce discontinuities in the current supplied by a power supply.